
CY28547
.......................Document #: 001-05103 Rev *B Page 8 of 24
Byte 7 Control Register 7
Bit
@Pup
Name
Description
7
0
TEST_SEL
REF/N or Tri-state Select
0 = Tri-state, 1 = REF/N Clock
6
0
TEST_MODE
Test Clock Mode Entry Control
0 = Normal operation, 1 = REF/N or Tri-state mode,
5
1
REF1
REF1 Output Drive Strength
0 = Low, 1 = High
4
1
REF0
REF0 Output Drive Strength
0 = Low, 1 = High
3
1
PCI, PCIF and SRC clock
outputs except those set to
free running
SW PCI_STP Function
0 = SW PCI_STP assert, 1= SW PCI_STP deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
2
HW
FSC
FSC Reflects the value of the FSC pin sampled on power up
0 = FSC was low during VTT_PWRGD# assertion
1
HW
FSB
FSB Reflects the value of the FSB pin sampled on power up
0 = FSB was low during VTT_PWRGD# assertion
0
HW
FSA
FSA Reflects the value of the FSA pin sampled on power up
0 = FSA was low during VTT_PWRGD# assertion
Byte 8 Vendor ID
Bit
@Pup
Name
Description
7
0
Revision Code Bit 3
6
0
Revision Code Bit 2
5
1
Revision Code Bit 1
4
1
Revision Code Bit 0
3
1
Vendor ID Bit 3
2
0
Vendor ID Bit 2
1
0
Vendor ID Bit 1
0
Vendor ID Bit 0
Byte 9 Control Register 9
Bit
@Pup
Name
Description
7
0
RESERVED
RESERVED, Set = 0
6
0
RESERVED
RESERVED, Set = 0
5
0
RESERVED
4
0
RESERVED
3
0
RESERVED
2
1
48M
48-MHz Output Drive Strength
0 = Low, 1 = High
1
RESERVED
0
1
PCIF0
PCIF0 Output Drive Strength
0 = Low, 1 = High
Byte 10 Control Register 10
Bit
@Pup
Name
Description
7
0
RESERVED
6
0
RESERVED